

CURRICULUM-VITAE

Dr.Ram Racksha Tripathi

Permanent Address: 201A/1 Tilak Nagar Baghambari Road Allahpur
Dist.: Allahabad(U.P)
Pin code: 211006
E-Mail: ramracksha@gmail.com
Contact No.: 9450606954



EXPERIENCE

Teaching Experience

Designation: Associate Professor
Duration: 10 August 2005 – Till now
Department: Electronics & Communication Engineering
Institute: Shambhunath Institute of Engineering & Technology, Jhalwa Allahabad (U.P)

Research Experience

Designation: Research Scholar
Duration: 2 September 2010 – 20 December 2015 (5 Year 3 months)
Department: Electronics & Communication Engineering
Institute: Allahabad University (U.P)

Technical Society Membership: LMISTE (New Delhi) , MIEEE (USA)

PUBLICATIONS

Papers Published in International Journals ,International/ National Conferences

1. High Performance Energy Efficient D Flip Flop Circuits in International Conference on Advances in Electrical,Power Control,Electronics and Communication Engineering(AEPCECE-2015) Organised By “Krishi Sanskriti” on 6th and 7th June 2015 Venue:Jawaharlal Nehru University(J.N.U), New Delhi.
2. Shivshankar Mishra, **Ramracksha Tripathi** and S.G. Prakash, “New design techniques for ptl based xor-xnor circuits for high-speed low-power applications,” *Int. J. Electrical Engineering and Embedded Systems (IJEES)*, Vol.3, No.1, pp. 61-66, 2011.
3. **Ramracksha Tripathi**, Shivshankar Mishra and S.G. Prakash, “A Novel 14-Transistors Low-Power High-Speed PPM Adder,” *Proceeding ISED '11 Proceedings of the 2011 International Symposium on Electronic System Design*, Pp. 124-128, Aug.2011.
4. **Ramracksha Tripathi** and S.G. Prakash, “A new design of low power high speed hybrid CMOS,” *Signal Processing and Real Time Operating System*, 26-27 March 2011

5. **Ramracksha Tripathi** and S.G. Prakash, “ New Design for HLFF and iP-DCO Flip-Flop Suitable for High-Performance and Low-Power VLSI Applications,”World applied science Journal 2014.
6. **Ramracksha Tripathi**, “Analysis of digital multiplier for Wireless Applications,” Innovations and Advancements in Information and Communication Technology, 30-31 March 2012.
7. **Ramracksha Tripathi**, “Analysis of modified booth multiplier for low power Applications,” International Conference on Computer & Communication Technology, 15-17 September, 2015.
8. **Ramracksha Tripathi** , “VDHL Implementation of Viterbi Algorithm for Decoding of Convolutional Code,” International Conference on power, control and embedded systems,17-19 December 2016.

Workshop/ Short Term Course/ FDP Program Attended

1. Actively participated in the Three day workshop on **National Workshop on intellectual property (NWIP)** organized under TEQIP by Dept of Electronics & Communication Engineering, **MNNIT Allahabad.**
2. Actively participated in the **Two week FDP (Faculty Development Program) on VLSI for Signal Processing and Communication Sponsored by AICTE(MHRD)** by Dept of Electronics & Communication Engineering, **MNNIT Allahabad**
3. Actively Participated in **five day WISSAP 09**(Winter School on Speech and audio Processing) organized by **IIT Kanpur**
4. Actively Participated in **Six day workshop on VLSI & Signal processing organized by VSIT Hyderabad.**
5. **Actively Participated in 2 day workshop on Electric Power Conversion Sponsored by IEEE organized by** Dept of Electrical Engineering, **MNNIT Allahabad**
6. Actively participated in the **Two week FDP (Faculty Development Program) on Curriculum Awareness enhancement in Information Security Sponsored by AICTE(MHRD) & ISEA by Dept of Computer Science Engineering, MNNIT Allahabad**
7. **Worked as Organizing member of National seminar on ‘Mobile Communication & VLSI Design’ in S.I.E.T. Jhalwa Allahabad at 23 Jan 2010.**
8. National Workshop on “**ADVANCEE VLSI DESIGN AUTOMATION**” on **8th Sept,2012** held at **SHIATS Allahabad**
9. National Workshop on, “**Electronics System Design and Manufacturing (ESDM)**”, at **IIIT Allahabad, July 18, 2012,**
10. Short Term Course “**Numerical Methods in Science and Engineering,**” at Dept. of Mathematics, **MNNIT, Allahabad Aug. 25-26, 2012.**

TECHNICAL & ACADEMIC QUALIFICATION

Course	Institute & Board	Subject	Year	Division	Remark
Ph. D.	JK Institute of Applied Physics & Technology University of Allahabad, Allahabad	Digital VLSI Circuits	2010-2016	First	Degree awarded
M.Tech.	MNNIT Allahabad, Allahabad	Digital System	2009	First	First
B.Tech.	United College of Engineerin & Research Allahabad	Electronics & Communication Engineering	2003	First	First

TECHNICAL SKILL

Operating system: MS-DOS and Windows

Technical Software: MATLAB, Xilinx, MULTISIM, Synopsis, silvaco TCAD

PERSONAL INFORMATION

Name: Dr. Ram Racksha Tripathi
Father's Name: Sri B P Tripathi
Date of birth: 10 July 1980
Nationality: Indian
Sex: Male
Marital status: Married
Blood Group: A+
Language known: Hindi, English

DECLARATION

I hereby solemnly declare that all statements made in the above are true and correct to best of my knowledge and belief.

Date:

Place: Allahabad

(RAM RACKSHA TRIPATHI)

